Skip to content

Actions: openhwgroup/cva6

Actions

ci

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
ci.yml
2,665 workflow runs
2,665 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Altera opt 1 ci #3848: Pull request #2592 opened by AngelaGonzalezMarino
November 8, 2024 17:32 42m 54s planvtech:altera_opt_1
planvtech:altera_opt_1
November 8, 2024 17:32 42m 54s
add CVA6ConfigFpgaAltera parameter ci #3847: Pull request #2590 synchronize by AngelaGonzalezMarino
November 8, 2024 16:54 41m 1s planvtech:add_FpgaAltera_parameter
planvtech:add_FpgaAltera_parameter
November 8, 2024 16:54 41m 1s
add CVA6ConfigFpgaAltera parameter ci #3846: Pull request #2590 opened by AngelaGonzalezMarino
November 8, 2024 16:52 41m 43s planvtech:add_FpgaAltera_parameter
planvtech:add_FpgaAltera_parameter
November 8, 2024 16:52 41m 43s
iro: remove an unreachable statement ci #3845: Pull request #2588 synchronize by cathales
November 8, 2024 16:24 47m 49s ThalesSiliconSecurity:iro-coverage
ThalesSiliconSecurity:iro-coverage
November 8, 2024 16:24 47m 49s
Fix issue when NrPMPEntries=0 ci #3844: Pull request #2589 synchronize by AngelaGonzalezMarino
November 8, 2024 16:17 41m 20s planvtech:fix_pmp_nr_entries_0
planvtech:fix_pmp_nr_entries_0
November 8, 2024 16:17 41m 20s
Fix issue when NrPMPEntries=0 ci #3843: Pull request #2589 opened by AngelaGonzalezMarino
November 8, 2024 16:16 40m 49s planvtech:fix_pmp_nr_entries_0
planvtech:fix_pmp_nr_entries_0
November 8, 2024 16:16 40m 49s
iro: remove an unreachable statement ci #3842: Pull request #2588 synchronize by cathales
November 8, 2024 16:14 42m 0s ThalesSiliconSecurity:iro-coverage
ThalesSiliconSecurity:iro-coverage
November 8, 2024 16:14 42m 0s
iro: remove an unreachable statement ci #3841: Pull request #2588 opened by cathales
November 8, 2024 14:11 43m 32s ThalesSiliconSecurity:iro-coverage
ThalesSiliconSecurity:iro-coverage
November 8, 2024 14:11 43m 32s
Add Support for Digilent Arty-A7 100T FPGA Board ci #3840: Pull request #2581 synchronize by WorldofJARcraft
November 8, 2024 13:06 Action required cispa:arty-support
cispa:arty-support
November 8, 2024 13:06 Action required
csr_regfile: Fix S-mode traps when H extension is enabled ci #3839: Pull request #2587 opened by niwis
November 8, 2024 09:41 41m 1s niwis:nw/fix-h-trap
niwis:nw/fix-h-trap
November 8, 2024 09:41 41m 1s
[Pmp] Verif plan TXT ci #3838: Pull request #2457 synchronize by OlivierBetschi
November 8, 2024 08:52 12m 41s boschglobal:pmp/verif_plan_txt
boschglobal:pmp/verif_plan_txt
November 8, 2024 08:52 12m 41s
Add Support for Digilent Arty-A7 100T FPGA Board ci #3837: Pull request #2581 synchronize by WorldofJARcraft
November 7, 2024 16:05 Action required cispa:arty-support
cispa:arty-support
November 7, 2024 16:05 Action required
Add Support for Digilent Arty-A7 100T FPGA Board ci #3836: Pull request #2581 synchronize by WorldofJARcraft
November 7, 2024 16:00 Action required cispa:arty-support
cispa:arty-support
November 7, 2024 16:00 Action required
Add Support for Digilent Arty-A7 100T FPGA Board ci #3835: Pull request #2581 synchronize by WorldofJARcraft
November 7, 2024 15:53 Action required cispa:arty-support
cispa:arty-support
November 7, 2024 15:53 Action required
expand glob port maps (#2585) ci #3834: Commit 4619a67 pushed by JeanRochCoulon
November 7, 2024 15:51 41m 10s master
master
November 7, 2024 15:51 41m 10s
expand glob port maps ci #3833: Pull request #2585 synchronize by JeanRochCoulon
November 7, 2024 15:51 41m 39s ThalesSiliconSecurity:expand-glob-port-maps
ThalesSiliconSecurity:expand-glob-port-maps
November 7, 2024 15:51 41m 39s
Dev/hpdcache fpga (#2586) ci #3832: Commit 65285e5 pushed by JeanRochCoulon
November 7, 2024 15:50 41m 18s master
master
November 7, 2024 15:50 41m 18s
Dev/hpdcache fpga ci #3831: Pull request #2586 synchronize by JeanRochCoulon
November 7, 2024 14:50 41m 27s ThalesSiliconSecurity:dev/hpdcache_fpga
ThalesSiliconSecurity:dev/hpdcache_fpga
November 7, 2024 14:50 41m 27s
expand glob port maps ci #3830: Pull request #2585 synchronize by JeanRochCoulon
November 7, 2024 14:06 41m 57s ThalesSiliconSecurity:expand-glob-port-maps
ThalesSiliconSecurity:expand-glob-port-maps
November 7, 2024 14:06 41m 57s
Dev/hpdcache fpga ci #3829: Pull request #2586 opened by Gchauvon
November 7, 2024 13:52 41m 16s ThalesSiliconSecurity:dev/hpdcache_fpga
ThalesSiliconSecurity:dev/hpdcache_fpga
November 7, 2024 13:52 41m 16s
expand glob port maps ci #3828: Pull request #2585 opened by cathales
November 7, 2024 13:48 41m 9s ThalesSiliconSecurity:expand-glob-port-maps
ThalesSiliconSecurity:expand-glob-port-maps
November 7, 2024 13:48 41m 9s
Remove compile-time define from Makefile and update core-v-verif HASH… ci #3827: Commit aea4e3d pushed by JeanRochCoulon
November 7, 2024 12:46 59m 35s master
master
November 7, 2024 12:46 59m 35s
Remove compile-time define from Makefile and update core-v-verif HASH ci #3826: Pull request #2584 synchronize by JeanRochCoulon
November 7, 2024 12:45 41m 22s ThalesSiliconSecurity:dev/fix-issue
ThalesSiliconSecurity:dev/fix-issue
November 7, 2024 12:45 41m 22s
New tutorial for coprocessor modification. (#2518) ci #3825: Commit a48fe03 pushed by JeanRochCoulon
November 7, 2024 12:45 41m 44s master
master
November 7, 2024 12:45 41m 44s
How to Design a Coprocessor ci #3824: Pull request #2518 synchronize by joncapltd
November 7, 2024 12:25 41m 39s Capabilities-Limited:how_to_design_a_coprocessor
Capabilities-Limited:how_to_design_a_coprocessor
November 7, 2024 12:25 41m 39s