Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

report_benchmark.py: fix Dhrystone cycles after PR #2484 #2488

Merged
merged 1 commit into from
Sep 2, 2024

Conversation

ASintzoff
Copy link
Contributor

after commit 111df66 the CVA6 configuration used for Dhrystone benchmark is rv64gc_zba_zbb_zbs_zbc instead of rv64imafdc_zicsr_zifencei

therefore the number of cycles is reduced

after commit 111df66 the CVA6 configuration used for Dhrystone
benchmark is rv64gc_zba_zbb_zbs_zbc instead of rv64imafdc_zicsr_zifencei

therefore the number of cycles is reduced
Copy link
Contributor

@cathales cathales left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

👍

@ASintzoff ASintzoff merged commit 6561f2c into master Sep 2, 2024
18 checks passed
@ASintzoff ASintzoff deleted the ASintzoff-fix-dhrystone-cycles branch September 2, 2024 14:39
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants