Skip to content

mor1kx OpenRISC generic test harness support verilator and iverilog

Notifications You must be signed in to change notification settings

openrisc/mor1kx-generic

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

15 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

mor1kx Generic

This repo provides a basic CPU test harness for the mor1kx OpenRISC CPU core.

This is mainly used for testing the functionality of the verilog core using a suite link or1k-tests.

About

mor1kx OpenRISC generic test harness support verilator and iverilog

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 74.5%
  • SystemVerilog 14.8%
  • C++ 10.3%
  • Shell 0.4%