Skip to content
Change the repository type filter

All

    Repositories list

    • Tcl
      Apache License 2.0
      0000Updated Nov 16, 2024Nov 16, 2024
    • SafeTI

      Public
      VHDL
      MIT License
      0100Updated Nov 12, 2024Nov 12, 2024
    • The OpenPiton Platform enhanced with MESS memory model
      Assembly
      215000Updated Nov 6, 2024Nov 6, 2024
    • C
      Apache License 2.0
      0000Updated Nov 5, 2024Nov 5, 2024
    • axi-brom

      Public
      Tcl
      Apache License 2.0
      0000Updated Nov 5, 2024Nov 5, 2024
    • pulp-uart

      Public
      VHDL
      0000Updated Nov 5, 2024Nov 5, 2024
    • Tcl
      Other
      1100Updated Oct 22, 2024Oct 22, 2024
    • The OpenPiton Platform
      Assembly
      215000Updated Oct 7, 2024Oct 7, 2024
    • sauria

      Public
      SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine.
      SystemVerilog
      Other
      62301Updated Oct 1, 2024Oct 1, 2024
    • SafeLS

      Public
      VHDL
      GNU General Public License v3.0
      0000Updated Jun 14, 2024Jun 14, 2024
    • redma

      Public
      ReDMA - Direct Memory Access engine with data Realignment
      SystemVerilog
      Other
      1000Updated Jun 13, 2024Jun 13, 2024
    • bsc-linux

      Public
      Buildroot-based Linux Image Generator
      Shell
      0000Updated Jun 6, 2024Jun 6, 2024
    • ProNoC

      Public
      Verilog
      Other
      0300Updated May 21, 2024May 21, 2024
    • VHDL
      Apache License 2.0
      0000Updated May 9, 2024May 9, 2024
    • Python
      Apache License 2.0
      0000Updated May 9, 2024May 9, 2024
    • core_tile

      Public
      SystemVerilog
      Other
      2820Updated Apr 16, 2024Apr 16, 2024
    • SystemVerilog
      Other
      47600Updated Apr 16, 2024Apr 16, 2024
    • mmu

      Public
      SystemVerilog
      Other
      1200Updated Apr 16, 2024Apr 16, 2024
    • csr

      Public
      SystemVerilog
      Other
      0000Updated Apr 16, 2024Apr 16, 2024
    • C
      Other
      463000Updated Mar 23, 2024Mar 23, 2024
    • C++
      MIT License
      0200Updated Feb 6, 2024Feb 6, 2024
    • SafeDE

      Public
      VHDL
      MIT License
      0000Updated Feb 6, 2024Feb 6, 2024
    • SafeDM

      Public
      VHDL
      MIT License
      0000Updated Feb 6, 2024Feb 6, 2024
    • SafeSU

      Public
      C
      MIT License
      0000Updated Feb 6, 2024Feb 6, 2024
    • hpm

      Public
      SystemVerilog
      Other
      0100Updated Nov 8, 2023Nov 8, 2023
    • Spike, a RISC-V ISA Simulator
      C
      Other
      857000Updated Nov 6, 2023Nov 6, 2023
    • C
      Other
      105000Updated Nov 6, 2023Nov 6, 2023
    • SystemVerilog
      Other
      0100Updated Nov 6, 2023Nov 6, 2023
    • RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
      SystemVerilog
      Other
      18000Updated Oct 28, 2023Oct 28, 2023