VKPSOC fail to load design on Libero lauched ModelSim #414
Unanswered
wxtang123
asked this question in
Reference designs, FPGA and development kits
Replies: 1 comment
-
Can you please provide steps to reproducers this problem |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
I try to run simulation before synthesis,
but a error report as follow occured.
The IMAGE_SCALAR is v4.1.0 ,
what I may miss to run the baisc simulation on top design?
Beta Was this translation helpful? Give feedback.
All reactions