Skip to content

Commit

Permalink
OSD is enabled by default and IP versions updated
Browse files Browse the repository at this point in the history
Signed-off-by: Sathish Donthu <sathishkumar.donthu@microchip.com>
  • Loading branch information
donthus committed Jun 23, 2023
1 parent da69746 commit 01986c1
Show file tree
Hide file tree
Showing 4 changed files with 6 additions and 5 deletions.
4 changes: 2 additions & 2 deletions MPFS_VIDEO_KIT_REFERENCE_DESIGN.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -87,11 +87,11 @@ new_project \
# // Download required cores
#

download_core -vlnv {Microsemi:SolutionCore:Bayer_Interpolation:4.6.0} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SolutionCore:Bayer_Interpolation:4.7.0} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Actel:DirectCore:CoreAPB3:4.2.100} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Actel:DirectCore:CORERESET_PF:2.3.100} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Actel:DirectCore:CORERXIODBITALIGN:2.2.100} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SolutionCore:Gamma_Correction:4.2.0} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SolutionCore:Gamma_Correction:4.3.0} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SolutionCore:Image_Enhancement:4.4.0} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SolutionCore:IMAGE_SCALER:4.1.0} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SgCore:PFSOC_INIT_MONITOR:1.0.307} -location {www.microchip-ip.com/repositories/SgCore}
Expand Down
2 changes: 1 addition & 1 deletion script_support/components/Bayer_Interpolation_C0.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,7 @@
# Family: PolarFireSoC
# Part Number: MPFS250T_ES-1FCG1152E
# Create and Configure the core component Bayer_Interpolation_C0
create_and_configure_core -core_vlnv {Microsemi:SolutionCore:Bayer_Interpolation:4.6.0} -component_name {Bayer_Interpolation_C0} -params {\
create_and_configure_core -core_vlnv {Microsemi:SolutionCore:Bayer_Interpolation:4.7.0} -component_name {Bayer_Interpolation_C0} -params {\
"G_CONFIG:0" \
"G_DATA_WIDTH:8" \
"G_FORMAT:0" \
Expand Down
2 changes: 1 addition & 1 deletion script_support/components/Gamma_Correction_C0.tcl
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,7 @@
# Family: PolarFireSoC
# Part Number: MPFS250T_ES-1FCG1152E
# Create and Configure the core component Gamma_Correction_C0
create_and_configure_core -core_vlnv {Microsemi:SolutionCore:Gamma_Correction:4.2.0} -component_name {Gamma_Correction_C0} -params {\
create_and_configure_core -core_vlnv {Microsemi:SolutionCore:Gamma_Correction:4.3.0} -component_name {Gamma_Correction_C0} -params {\
"G_DATA_WIDTH:8" \
"G_FORMAT:0" \
"G_PIXELS:1" }
Expand Down
3 changes: 2 additions & 1 deletion script_support/hdl/H264/apb_wrapper.vhd
Original file line number Diff line number Diff line change
Expand Up @@ -348,7 +348,8 @@ s_frame_valid_re <= frame_valid_i AND (NOT s_frame_valid_dly1);
text_coordinates_o <= x"00100010";
disp_digits_o <= x"000";
h264_ddrlsb_addr_o <= x"AE000000";
h264_en_o <= '0';
osd_en_o <= '1';
h264_en_o <= '0';
elsif (pclk_i'event and pclk_i = '1') then
if ((psel_i = '1') and (pwrite_i = '1') and (penable_i = '1')) then
case paddr_i(11 downto 0) is
Expand Down

0 comments on commit 01986c1

Please sign in to comment.