{"payload":{"header_redesign_enabled":false,"results":[{"id":"268862465","archived":false,"color":"#f34b7d","followers":0,"has_funding_file":false,"hl_name":"pranjalibajpai/RISC-V-ISA-SIMULATOR","hl_trunc_description":"Build a simulator to convert assembly code to machine code. Implemented pipelined and non-pipelined execution of 32-bit RISC-V instructions.","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":268862465,"name":"RISC-V-ISA-SIMULATOR","owner_id":51443959,"owner_login":"pranjalibajpai","updated_at":"2021-12-29T17:53:43.608Z","has_issues":true}},"sponsorable":false,"topics":["simulator","cpp","computerarchitecture","risc-visa-simulator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":81,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apranjalibajpai%252FRISC-V-ISA-SIMULATOR%2B%2Blanguage%253AC%252B%252B","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/pranjalibajpai/RISC-V-ISA-SIMULATOR/star":{"post":"_uYIHfouUaQZvAf_f2hyP1XHf3ekQ2GI9xsaRJQC5qCLTJW0dGlPx3jeg3jAF7u_F7NQ-SojqOTn9Ffg6p5YDQ"},"/pranjalibajpai/RISC-V-ISA-SIMULATOR/unstar":{"post":"73md55pAWpVixst-PvYB5NXvWkz713KPjP6YCNcFp9mzh1qFSk4Nqy5m0_FhRKUKL3zPATyw5Tp_v_h_CxNKDQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"tiHokFNoD81o6ucqqy_41XvRR7NT__oyIiwpRHjKVDfxkPAX_ih7dAAYCWGFISs9WEdDUOJmIbLgqzMiI0aBqw"}}},"title":"Repository search results"}