Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Draft: Add VCU118 (bd) support #279

Draft
wants to merge 12 commits into
base: ck/hyperram
Choose a base branch
from

fpga: Debug once again spi

d94ba7c
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Draft

Draft: Add VCU118 (bd) support #279

fpga: Debug once again spi
d94ba7c
Select commit
Loading
Failed to load commit list.
GitHub Actions / verible-verilog-lint succeeded Nov 15, 2024 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions