Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Port astral features to master branch #87

Open
wants to merge 237 commits into
base: master
Choose a base branch
from
Open

Port astral features to master branch #87

wants to merge 237 commits into from

Conversation

belanoa
Copy link

@belanoa belanoa commented Nov 13, 2024

No description provided.

Yvan Tortorella and others added 30 commits May 11, 2023 22:42
Moved defines to parameters.
f46bae1
Updated core, fixed assertions and parameters.
09da40b
Allowed FPU instantiation via top-level parameter.
d8d9aa4
Indentation.
b318463
Made cluster base address accessible as a parameter.
07abb5a
Removed all references to MP and SP instruction caches.
5b85a5a
Bumped core, FPU interco, and icache.
701b4d9
Bumped fpu_interco.
035b12c
Removed internal reset synchronizer and clock gating cell.
09d9dd1
Moved XBAR address map rule out of pulp_cluster_package to parametriz…
2072843 
…e the address width.
Unconnected signals.
11c1e53
Added AXI isolate.
9376b77
@alex96295
rtl: Fix parameter name propagation
65936b7
Fixed typos in AXI buses.
a7ced88
Removed slave axi_isolate.
f8a5697
@alex96295
Bump FPU dependency to pulp-v0.1.1
6c0b6b6
@alex96295
Bump fpu_interco
9445f35
@alex96295
Bump fpu_interco to FPU pulp-v0.1.1
3f42045
@alex96295
Bump fpu_interco
f18f07d 
* Fix syntax error
Partial iDMA integration; bump mchan to fixed parametrization version…
507ef16 
…; other general fixes.
Fix CI flow and clearify standalone simulation steps in README.
91ec9e6
Bumped core and added setback signal.
d50efde
Bumped FPU interconnect.
2fe9296
Updating FPU interconnect to align it with updated FPU.
56d6463
First draft with power-rest and AXI isolate synchronization.
0435086
Synchronized control signals and added mailbox interrupt.
43bb73f
Connected pwr_on_rst_ni and mbox_irq_i in testbench.
bd69804
Making parallel matrix multiplication work
01c2d00
Externalized core demultiplexers.
1cc9961
Added RI5CY selectable via parameter.
adc8068
Yvan Tortorella and others added 27 commits June 9, 2024 12:52
Bump redundancy cells updating SRAMs and HMR unit.
41ba385
Bump cluster iCache to fix missing reset connection.
5e0acfa
Reintroduce hierarchical cache selectable with Bender define.
320d8cb
Set define in to use snitch cache.
d14f7c8
Add AXI cut between snitch cache and cluster bus wrap.
4e2eb72
Fix enable_l1_l15_prefetch bus range in cluster peripherals.
2e17c8f
Remove iCache AXI cut.
6d5f0d9
Add AX latency in XBAR master ports.
e2c039e
Cut all AX ports in XBAR.
98f536b
@yvantor
Merge pull request #78 from pulp-platform/redundancy-updates
7ccc1d0 
Bump redundancy cells updating SRAMs and HMR unit.
@micprog
Add reliability to icache L0
e9c2b21
[PATCH]: Reintroduce cluster_icache dependency.
ef16ba6
@yvantor
Merge pull request #79 from pulp-platform/michaero/astral_l0_rel
af3ca81 
Add reliability to icache L0
Assign generic AXI request struct to HMR unit to prevent complains ab…
2cd26c4 
…out undeclared (and unused) buses.
@yvantor
Merge pull request #82 from pulp-platform/hmr-fix
647cd16 
Fix AXI struct parameter assignment in hmr_unit.
@LuigiGhionda
Add HCI with ECC (HWPE branch only)
63f7c02
@LuigiGhionda
Add memory-mapped registers to store number of detected errors on ECC…
e95d155 
…-extended HCI
@LuigiGhionda
Add support to ECC-extended Interco up to TCDM banks
f5480b9
@LuigiGhionda
Update dependencies, submodule and nonfree
20c3e00
@LuigiGhionda
Add pipe regs to cut critical paths and remove unused params
c039e23
@LuigiGhionda
Bump non-free to add softex regression.
035b37a
@yvantor
Merge pull request #76 from pulp-platform/lg/hci_ecc_to_mem_rebase
a9a5303 
Extend HCI with ECC.
@LuigiGhionda
Bump HWPEs.
f7c4fd7
@yvantor
Merge pull request #85 from pulp-platform/bump-hwpes
069d77e 
Bump HWPEs.
@FrancescoConti
Bump NEUREKA to version rebased on main
2714339
@FrancescoConti
fix Bender.lock
07988cd
Port astral features into master
cf44168
@belanoa belanoa requested a review from yvantor November 13, 2024 17:01
@FrancescoConti
Copy link
Member

Great! Are the Chimera guys @arpansur @sermazz @Lore0599 aware of this PR?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@yvantor yvantor Awaiting requested review from yvantor

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
8 participants
@belanoa @FrancescoConti @alex96295 @CyrilKoe @yvantor @micprog @ricted98 @LuigiGhionda