generated from TinyTapeout/tt05-verilog-demo
-
Notifications
You must be signed in to change notification settings - Fork 0
39 lines (35 loc) · 945 Bytes
/
test.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
name: test
# either manually started, or on a schedule
on: [ push, workflow_dispatch ]
jobs:
test:
# ubuntu
runs-on: ubuntu-latest
steps:
# need the repo checked out
- name: checkout repo
uses: actions/checkout@v3
# install oss fpga tools
- name: install oss-cad-suite
uses: YosysHQ/setup-oss-cad-suite@v2
with:
python-override: true
github-token: ${{ secrets.GITHUB_TOKEN }}
- run: |
yosys --version
iverilog -V
cocotb-config --libpython
cocotb-config --python-bin
- name: test
run: |
cd src
make clean
make
# make will return success even if the test fails, so check for failure in the results.xml
! grep failure results.xml
- name: upload vcd
if: success() || failure()
uses: actions/upload-artifact@v3
with:
name: test-vcd
path: src/tb.vcd