{"payload":{"header_redesign_enabled":false,"results":[{"id":"197950343","archived":false,"color":"#adb2cb","followers":14,"has_funding_file":false,"hl_name":"rggen/rggen-sample-testbench","hl_trunc_description":null,"language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":197950343,"name":"rggen-sample-testbench","owner_id":29380268,"owner_login":"rggen","updated_at":"2024-06-03T01:56:49.587Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","verilog","systemverilog","uvm","uvm-ral-model","uvm-register-model"],"type":"Public","help_wanted_issues_count":1,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":82,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Arggen%252Frggen-sample-testbench%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/rggen/rggen-sample-testbench/star":{"post":"87s_TdtZ6N4aRveoau9UzIhTh0jeLcnwW2tq3Dosx17budDKfllGmqfjllfGm-YwnzNJh5XVr0XZJMq7peKbsQ"},"/rggen/rggen-sample-testbench/unstar":{"post":"HVkf1VHnn_LjEM767iQoab0rXhTx8_qGnh5WICgy9XL8CoWfjFKt9A7gJQbkJUieubCY8OuxmVrA-Nej1qIdJw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"QrMmVDTAOl0W10wCcXlHMEXV-rKL1mRETKSTY6uPEIZXt8xGfRMHJjBAxT2RidNMlpcBVl9HRHhmXhpOLxNQJw"}}},"title":"Repository search results"}