Skip to content

Actions: riscv-collab/riscv-openocd

Check Code Style (checkpatch)

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
570 workflow runs
570 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

target/riscv: simplify sbcs read in write_memory_bus_v1()
Check Code Style (checkpatch) #983: Pull request #1082 synchronize by en-sc
July 1, 2024 11:48 29s en-sc:en-sc/sbcs-read
July 1, 2024 11:48 29s
target/riscv: use batch interface in read_memory_bus_v1()
Check Code Style (checkpatch) #982: Pull request #1081 synchronize by en-sc
July 1, 2024 08:26 29s en-sc:en-sc/sb_read_v1
July 1, 2024 08:26 29s
target/riscv: use batch interface in read_memory_bus_v1()
Check Code Style (checkpatch) #981: Pull request #1081 synchronize by en-sc
July 1, 2024 08:25 27s en-sc:en-sc/sb_read_v1
July 1, 2024 08:25 27s
target/riscv: use batch interface in read_memory_bus_v1()
Check Code Style (checkpatch) #980: Pull request #1081 synchronize by en-sc
July 1, 2024 07:54 27s en-sc:en-sc/sb_read_v1
July 1, 2024 07:54 27s
target/riscv: use batch interface in read_memory_bus_v1()
Check Code Style (checkpatch) #979: Pull request #1081 synchronize by en-sc
July 1, 2024 07:48 36s en-sc:en-sc/sb_read_v1
July 1, 2024 07:48 36s
target/riscv: replace info->*_delay with riscv_scan_delays
Check Code Style (checkpatch) #977: Pull request #1087 synchronize by en-sc
June 26, 2024 09:23 34s en-sc:en-sc/delay-types
June 26, 2024 09:23 34s
target/riscv: replace info->*_delay with riscv_scan_delays
Check Code Style (checkpatch) #976: Pull request #1087 synchronize by en-sc
June 26, 2024 08:59 28s en-sc:en-sc/delay-types
June 26, 2024 08:59 28s
target/riscv: replace info->*_delay with riscv_scan_delays
Check Code Style (checkpatch) #975: Pull request #1087 synchronize by en-sc
June 25, 2024 16:47 30s en-sc:en-sc/delay-types
June 25, 2024 16:47 30s
target/riscv: use batch interface in read_memory_bus_v1()
Check Code Style (checkpatch) #974: Pull request #1081 synchronize by en-sc
June 25, 2024 15:50 27s en-sc:en-sc/sb_read_v1
June 25, 2024 15:50 27s
Merge up to ad87fbd1cf28760795c4e18f3318a2d720e5a8a6 from upstream
Check Code Style (checkpatch) #973: Pull request #1094 opened by en-sc
June 25, 2024 12:05 48s en-sc:en-sc/from_upstream
June 25, 2024 12:05 48s
target/riscv: vector CSRs are optional
Check Code Style (checkpatch) #972: Pull request #1093 opened by en-sc
June 25, 2024 11:28 27s en-sc:en-sc/v-ext-csrs
June 25, 2024 11:28 27s
target/riscv: use batch interface in read_memory_bus_v1()
Check Code Style (checkpatch) #971: Pull request #1081 synchronize by en-sc
June 18, 2024 10:05 33s en-sc:en-sc/sb_read_v1
June 18, 2024 10:05 33s
target/riscv: avoid unnecessary IR scans
Check Code Style (checkpatch) #970: Pull request #1091 opened by en-sc
June 14, 2024 10:36 25s en-sc:en-sc/no-extra-ir
June 14, 2024 10:36 25s
target/riscv: select DMI IR on batch access
Check Code Style (checkpatch) #969: Pull request #1089 synchronize by en-sc
June 14, 2024 10:33 27s en-sc:en-sc/batch-select-dmi
June 14, 2024 10:33 27s
target/riscv: select DMI IR on batch access
Check Code Style (checkpatch) #967: Pull request #1089 opened by en-sc
June 13, 2024 17:48 31s en-sc:en-sc/batch-select-dmi
June 13, 2024 17:48 31s
target/riscv: replace info->*_delay with riscv_scan_delays
Check Code Style (checkpatch) #966: Pull request #1087 opened by en-sc
June 6, 2024 19:05 2m 27s en-sc:en-sc/delay-types
June 6, 2024 19:05 2m 27s
target/riscv: write registers using batch
Check Code Style (checkpatch) #965: Pull request #1073 synchronize by en-sc
June 6, 2024 15:40 26s en-sc:en-sc/abs-reg-batch
June 6, 2024 15:40 26s
.github/workflows: check git revisions instead of a diff
Check Code Style (checkpatch) #964: Pull request #1085 synchronize by en-sc
June 5, 2024 19:34 28s en-sc:en-sc/checkpatch-check-git
June 5, 2024 19:34 28s
target/riscv: separate register cache stuff into files
Check Code Style (checkpatch) #962: Pull request #1084 synchronize by en-sc
June 5, 2024 18:40 30s en-sc:en-sc/ref-reg-files
June 5, 2024 18:40 30s
target/riscv: separate register cache stuff into files
Check Code Style (checkpatch) #961: Pull request #1084 opened by en-sc
June 5, 2024 18:30 43s en-sc:en-sc/ref-reg-files
June 5, 2024 18:30 43s
target/riscv: write registers using batch
Check Code Style (checkpatch) #960: Pull request #1073 synchronize by en-sc
June 5, 2024 17:51 25s en-sc:en-sc/abs-reg-batch
June 5, 2024 17:51 25s
target/riscv: write registers using batch
Check Code Style (checkpatch) #959: Pull request #1073 synchronize by en-sc
June 5, 2024 17:42 25s en-sc:en-sc/abs-reg-batch
June 5, 2024 17:42 25s
target/riscv: write registers using batch
Check Code Style (checkpatch) #958: Pull request #1073 synchronize by en-sc
June 5, 2024 16:25 27s en-sc:en-sc/abs-reg-batch
June 5, 2024 16:25 27s