-
Notifications
You must be signed in to change notification settings - Fork 328
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
target/riscv: move read redirection for priv
to riscv-013.c
#997
Conversation
2bf5f9c
to
239f56e
Compare
@lz-bro, FYI. |
Confirmed as working with SiFive HiFive1 Rev A01: |
FYI, I will probably be able to review this on Monday. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Otherwise, it looks fine to me.
The reason for the change is a conflict: `dcsr[5]` is `dcsr.v` in current spec, but it is `dcsr.debugint` in 0.11. This causes `priv` register to be read incorrectly. Change-Id: If2d8fdcd8536afa4c7149c453101b00ce0df1ce0 Signed-off-by: Evgeniy Naydanov <evgeniy.naydanov@syntacore.com>
239f56e
to
ca3abca
Compare
Let's merge this on Thursday if no other feedback comes. |
Thanks for checking it. 👍 |
Need to move write register for priv to riscv-013.c? |
@iz-bro, this is a valid concern. However, I've decided not to move the write in this commit.
I'm currently working on a patch that significantly changes register accesses. I will post a PR changing the code in question soon. So, I would like not to change current version too much to avoid doing extra work). |
The reason for the change is a conflict:
dcsr[5]
isdcsr.v
in current spec, but it isdcsr.debugint
in 0.11. This causespriv
register to be read incorrectly.Change-Id: If2d8fdcd8536afa4c7149c453101b00ce0df1ce0