Skip to content

Latest commit

 

History

History
85 lines (60 loc) · 3.16 KB

Changelog_Nuclei.md

File metadata and controls

85 lines (60 loc) · 3.16 KB

Nuclei OpenOCD Distribution

For Nuclei OpenOCD documentation, please check https://doc.nucleisys.com/nuclei_tools/openocd/intro.html

If the tool version and documentation version not match, please take care.

Below is the changelog for Nuclei OpenOCD.

2024.06

  • Add and update nuclei custom CSR
  • Fix nuclei cpuinfo command implementation
  • Add debug map feature for Nuclei CPU with new nuclei expose_cpu_core and nuclei examine_cpu_core commands
  • changes are based on riscv/riscv-openocd
  • Fix hbird/hbirdv2 flash programming, and re-route fespi to nuspi flash loader for hbird/hbirdv2 processor

2024.02

Still in development, not official release.

  • Add Nuclei N100 CSR support
  • Nuclei etrace support multicore trace
  • Fix riscv debug 0.11 call riscv_run_algorithm error such as hbird/hbirdv2 processor
  • Update and fix openocd documentation
  • changes are based on riscv/riscv-openocd

2023.10

  • Add nuclei command group to contains all nuclei customized commands
  • Add nuclei cpuinfo dump support
  • Add more spiflash devices according to customer request
  • Fix gdb flash program error on address size > 32bit on windows
  • Update nuclei custom csr
  • Add ftdi nscan1_mode to support 2-wire cjtag for Nuclei CPU, which is replacement for ftdi oscan1_mode
  • Add nuclei custom command in openocd documentation
  • Experimental and may change: Add nuclei etrace command to support nuclei etrace hardware feature
  • changes are based on riscv/riscv-openocd

2022.12

This is release 2022.12 of openocd.

  • nor/spi:add w25q512jv
  • add 'init resethalt' command
  • feature:auto search custom flashloader path
  • fix riscv-debug v0.11 call riscv_run_algorithm error.

2022.08

This is release 2022.08 of openocd.

  • spi_nor:add xt25f256b mac25l1633e gd25q80b gd25le32e en25s40a by25q32al fm25q128 gd25B512me.
  • merge upstream https://github.com/riscv/riscv-openocd commit id 52177592f9d3afc6a008f8e1b321cf74e823018f.
  • custom flashloader don't rely on 'src/flash/nor/spi.c', fix memory leaks bug.

2022.04

This is release 2022.04 of openocd.

  • add DSP ucode csr register
  • Adjustment simulation timeout param
  • Fix after write_bank/write_image command read date error bug
  • Add custom flash loader in openocd, please refer wiki for how to use it
  • Custom flash loader: add 'simulation' parameter for simulation test.

2022.01

This is release 2022.01 of openocd.

  • optimize cjtag support for nuclei cjtag
  • spi_nor: add BoHong bh25d80a bh25d40a bh25d20a
  • spi_nor: Add Micron MT25QU512
  • flash:"flash bank" command add simulation param
  • add nuclei all custom csr
  • spi_nor: Add MXIC MX25U51245G
  • transport/ftdi: Update to new standard cJTAG sequence
  • flash: add XinSheng RISC-V MCU CM32M4xxR flash program driver
  • Add nuspi loader support.
  • Add nuspi SPI flash driver support.
  • Enable multi-core debug.
  • Previous fespi loader will be rerouted to nuspi loader.
  • Changes are based on openocd for riscv 0.11.0