Skip to content

Actions: rustsbi/xuantie

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
20 workflow runs
20 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

riscv: register: rearrange module and comments according to C907 manual Cargo #3: Commit 7a521c0 pushed by luojia65
December 25, 2024 00:09 23s main
main
December 25, 2024 00:09 23s
riscv: register: fix smeh and smel register definitions Cargo #2: Commit c99ee11 pushed by luojia65
December 25, 2024 00:00 24s main
main
December 25, 2024 00:00 24s
ci: optimize cargo workflow check, shorten titles and use -p parameter Cargo #1: Commit 2c4fc74 pushed by luojia65
December 24, 2024 14:28 34s main
main
December 24, 2024 14:28 34s
readme: modify badge and link, relicense project from RustSBI team Rust checks #17: Commit f8a480f pushed by luojia65
December 24, 2024 14:25 25s main
main
December 24, 2024 14:25 25s
readme: modify badge and link, relicense project from RustSBI team Rust checks #16: Commit 83354be pushed by luojia65
December 24, 2024 14:24 33s main
main
December 24, 2024 14:24 33s
riscv: asm: amend documents to mention Xuantie C908 core supported as… Rust checks #15: Commit e570470 pushed by luojia65
December 23, 2024 12:07 23s main
main
December 23, 2024 12:07 23s
riscv: asm: amend documents to mention Xuantie C908 core supported assembly functions Rust checks #14: Pull request #6 opened by Nowherechan
December 23, 2024 11:16 27s Nowherechan:main
Nowherechan:main
December 23, 2024 11:16 27s
riscv: asm: amend documents to mention Xuantie C907 core supported as… Rust checks #13: Commit 5d0eeb4 pushed by luojia65
December 15, 2024 15:26 24s main
main
December 15, 2024 15:26 24s
riscv: emit risc-v instruction assembly only on riscv32 and riscv64 t… Rust checks #12: Commit fe7ec71 pushed by luojia65
December 15, 2024 09:00 35s main
main
December 15, 2024 09:00 35s
fix: plic: detect priority and threshold bits in any cases Rust checks #11: Commit 11d93c1 pushed by luojia65
December 14, 2024 18:21 25s main
main
December 14, 2024 18:21 25s
riscv: add Xuantie PLIC peripheral support Rust checks #10: Commit a65cf4e pushed by luojia65
December 14, 2024 18:10 24s main
main
December 14, 2024 18:10 24s
bump: downgrade cargo edition to 2021 (#5) Rust checks #9: Commit 5452e6a pushed by luojia65
December 14, 2024 14:18 25s main
main
December 14, 2024 14:18 25s
bump: downgrade cargo edition to 2021 Rust checks #8: Pull request #5 synchronize by guttatus
December 14, 2024 12:10 33s guttatus:edtion
guttatus:edtion
December 14, 2024 12:10 33s
bump: downgrade cargo edition to 2021 Rust checks #7: Pull request #5 opened by guttatus
December 14, 2024 09:52 34s guttatus:edtion
guttatus:edtion
December 14, 2024 09:52 34s
riscv: enable smel register only on 64-bit xuantie cores Rust checks #6: Commit 64b3b1c pushed by luojia65
December 12, 2024 10:19 25s main
main
December 12, 2024 10:19 25s
riscv: implement Entry and Flags only when target_pointer_width = "64" Rust checks #5: Commit d466bf0 pushed by luojia65
December 12, 2024 10:15 23s main
main
December 12, 2024 10:15 23s
riscv: implement Flags only when target_pointer_width = "64" Rust checks #4: Commit 25941ba pushed by luojia65
December 12, 2024 10:13 24s main
main
December 12, 2024 10:13 24s
ci: update rust check workflow to assume MSRV at rustc nightly-2024-1… Rust checks #3: Commit a90a560 pushed by luojia65
December 12, 2024 10:09 26s main
main
December 12, 2024 10:09 26s
ci: update rust check workflow to assume MSRV at 1.83.0 Rust checks #2: Commit 496f0b0 pushed by luojia65
December 12, 2024 10:06 24s main
main
December 12, 2024 10:06 24s
Set up GitHub CI for rustsbi/xuantie with formatting and RISC-V check… Rust checks #1: Commit aebed44 pushed by luojia65
December 12, 2024 10:03 26s main
main
December 12, 2024 10:03 26s