Popular repositories Loading
-
sscs-ose-code-a-chip.github.io
sscs-ose-code-a-chip.github.io PublicForked from sscs-ose/sscs-ose-code-a-chip.github.io
IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)
Jupyter Notebook
-
Analog-Design-of-Asynchronous-SAR-ADC
Analog-Design-of-Asynchronous-SAR-ADC PublicForked from muhammadaldacher/Analog-Design-of-Asynchronous-SAR-ADC
This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) implemented in 45nm CMOS technology.
-
-
OpenLane
OpenLane PublicForked from The-OpenROAD-Project/OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
Python
-
Digital-ASIC-LAB
Digital-ASIC-LAB PublicForked from minecraftdixit/Digital-ASIC-LAB
Verilog Codes for various Design
SystemVerilog
-
CircuitOps-OpenROAD-IITG
CircuitOps-OpenROAD-IITG PublicForked from NVlabs/CircuitOps
Jupyter Notebook
If the problem persists, check the GitHub status page or contact support.