{"payload":{"header_redesign_enabled":false,"results":[{"id":"304892161","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"shoaibdipu/BRACU_CSE460_VLSIDesign","hl_trunc_description":"CSE 460 : VLSI Design [CSE, BRACU]","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":304892161,"name":"BRACU_CSE460_VLSIDesign","owner_id":29782796,"owner_login":"shoaibdipu","updated_at":"2020-10-17T15:12:05.077Z","has_issues":true}},"sponsorable":false,"topics":["vlsi","bracu","460","cse460","bracucse460","eee412","bracucse"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ashoaibdipu%252FBRACU_CSE460_VLSIDesign%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/shoaibdipu/BRACU_CSE460_VLSIDesign/star":{"post":"MFqYV9Qj9ykFa7bLAuvd9OeiBPdQeCsrZHKkRr2MKL0ZNmeCToNs53q0EOu4iyFqOqhcbWiFyUjioNUfZwxPPw"},"/shoaibdipu/BRACU_CSE460_VLSIDesign/unstar":{"post":"WwuSQH89bHSjrwyr3bBL2WfHqlrV100aUwMm-82dSn1dXhsPadQUhCUX-4kMm9rOFu_fxOmArMw7jrL0tzptGw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"6i9l9x1ForGH4ECMvVHr12yjWXr6uQ57fom6Gr8gg8nbeaYCJzveMYVmsk7qHD_0HTyswfn7DzqvqQG0-YsUjg"}}},"title":"Repository search results"}