Skip to content
test

SystemVerilog and moving to logic #59

Sign in to view logs

SystemVerilog and moving to logic

SystemVerilog and moving to logic #59

Triggered via push November 6, 2024 20:24
@stevejstevej
pushed ffb1bde
main
Status Success
Total duration 32s
Artifacts 1

test.yaml

on: push
test
23s
test
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
test-vcd
2.87 KB