{"payload":{"header_redesign_enabled":false,"results":[{"id":"380509965","archived":false,"color":"#b2b7f8","followers":44,"has_funding_file":true,"hl_name":"stillwater-sc/RISC-V-TensorCore","hl_trunc_description":"Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":380509965,"name":"RISC-V-TensorCore","owner_id":18295447,"owner_login":"stillwater-sc","updated_at":"2021-12-19T12:19:41.877Z","has_issues":true}},"sponsorable":true,"topics":["vector-processor","risc-v64","reproducible-computation"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":96,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Astillwater-sc%252FRISC-V-TensorCore%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/stillwater-sc/RISC-V-TensorCore/star":{"post":"BBJ8qYpH034YYcqITkohkgLozR_HG4HlS8IohUqHxMSPlnoBGKIhhxwGpO263QGmuRjb_Guz_4BPaYb1a9tPkg"},"/stillwater-sc/RISC-V-TensorCore/unstar":{"post":"DPT4UxHdn9OUUu3hseP4toMIiW4e_rsNVYc8phC9HQXdTK6V-JJad_beCOu7FT2ry4ATJAGW0M2u8R2io6DOJg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"lTCCCNTIooKOsx3eMjKWYY9jJEtsr296FBc6SVmCqpGQZoF7XaQGZYIOwc3WqGIVTA4gOr8UToXB7rAYJG-ALQ"}}},"title":"Repository search results"}