AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
-
Updated
Dec 19, 2024 - SystemVerilog
#
axi4
Here are 53 public repositories matching this topic...
VeeR EH1 core
fpga processor riscv rtl risc risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design veer
-
Updated
May 29, 2023 - SystemVerilog
VeeR EL2 Core
fpga processor riscv rtl risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design el2
-
Updated
Dec 25, 2024 - SystemVerilog
Network on Chip Implementation written in SytemVerilog
-
Updated
Aug 27, 2022 - SystemVerilog
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
-
Updated
Nov 18, 2024 - SystemVerilog
AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components
simulation vhdl verification vip tlm testbench osvvm simulation-modeling axi4 axi4-lite axi4-stream verification-component
-
Updated
Dec 7, 2024 - VHDL
FTDI FT600 SuperSpeed USB3.0 to AXI bus master
-
Updated
Jun 6, 2020 - C++
AXI4 and AXI4-Lite interface definitions
-
Updated
Sep 20, 2020 - SystemVerilog
Minimal DVI / HDMI Framebuffer
-
Updated
Aug 9, 2020 - Verilog
An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
-
Updated
Dec 6, 2023 - VHDL
HLS for Networks-on-Chip
-
Updated
Feb 18, 2021 - C++
Improve this page
Add a description, image, and links to the axi4 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the axi4 topic, visit your repo's landing page and select "manage topics."