Skip to content
#

cairo-university

Star

Here are 3 public repositories matching this topic...

Language: All
Filter by language
All 3 CSS 1 Java 1 Verilog 1

Omarmuhammadmu / FFE_digital_implementation

Star 0

The implementation of a FFE using only one adder and one multiplier. Specifications include a 1 MHz input data frequency and a 4 MHz FFE clock frequency, with the output being a 12-bit signed value available every 4 FFE clock cycles. The paper details the design, provides pseudo code, Verilog code, the Verilog netlist, and suggests optimizations.

electronics rtl verilog digital-design ffe cairo-university feed-forward-equalizer
  • Updated Jun 18, 2024
  • Verilog

Improve this page

Add a description, image, and links to the cairo-university topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the cairo-university topic, visit your repo's landing page and select "manage topics."

Learn more