Layout of 4bit Ripple Carry Adder formed using CMOS logic in gpdk180nm technology node done in Cadence Virtuoso with no DRC and LVS errors.
-
Updated
Aug 7, 2024
#
cmos-logic
Here are 3 public repositories matching this topic...
Performance Analysis of a 4-bit Ripple Carry Adder (RCA) formed using Static CMOS, Transmission Gate, NMOS Pass Transistor Logic at gpdk 180nm Technology node.
projects schematic vlsi cadence-virtuoso propagation-delay power-analysis 4bits ripple-carry-adder cmos-logic pass-transistor-logic transmission-gate-logic
-
Updated
Sep 22, 2024
180nm CMOS Design And Implementation of a Seven Segment Display Controller Using a 4-bit Binary Input (The repository with same name is created long ago and a new repository with the same name is created later and the contents in the repository is updated)
-
Updated
Dec 14, 2024
Improve this page
Add a description, image, and links to the cmos-logic topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the cmos-logic topic, visit your repo's landing page and select "manage topics."