#

control-lut

Here is 1 public repository matching this topic...

DownSampleMe

bimalka98 / DownSampleMe

A custom processor implemented in Verilog HDL for image down sampling for UOM's EN3030 Circuits and Systems Design module ❄

fpga image-processing verilog isa assembly-language-programming xilinx-vivado downsampling micro-instructions custom-processor control-lut

Updated Jul 14, 2022
Verilog

Improve this page

Add a description, image, and links to the control-lut topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the control-lut topic, visit your repo's landing page and select "manage topics."