OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
-
Updated
Oct 10, 2024 - Verilog
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
Countdown for EDA and formal verification conference deadlines
ALMOST: Adversarial Learning to Mitigate Oracle-less ML Logic Locking Attacks via Synthesis Tuning
Extract leaf level RTL modules from OpenROAD and collect PPA numbers generated by Yosys
Add a description, image, and links to the electronics-design-automation topic page so that developers can more easily learn about it.
To associate your repository with the electronics-design-automation topic, visit your repo's landing page and select "manage topics."