Image processing and analysis system for development and use of free flow electrophoresis chips
-
Updated
Apr 6, 2018 - Python
#
ffe
Here are 3 public repositories matching this topic...
The implementation of a FFE using only one adder and one multiplier. Specifications include a 1 MHz input data frequency and a 4 MHz FFE clock frequency, with the output being a 12-bit signed value available every 4 FFE clock cycles. The paper details the design, provides pseudo code, Verilog code, the Verilog netlist, and suggests optimizations.
-
Updated
Jun 18, 2024 - Verilog
Improve this page
Add a description, image, and links to the ffe topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ffe topic, visit your repo's landing page and select "manage topics."