A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
-
Updated
Dec 2, 2019 - Verilog
A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.
SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
Electronic design automation for Minecraft
LangChain based VLSI flow that is able to generate required HDL, testbench, design creation and implementaion scripts.
Open-Source VHDL Synthesis for Alhambra II FPGA Board
Lark based DEF file parser
Add a description, image, and links to the place-and-route topic page so that developers can more easily learn about it.
To associate your repository with the place-and-route topic, visit your repo's landing page and select "manage topics."