The Design and Implementation of a Pulse Compression Filter on an FPGA.
-
Updated
Aug 7, 2021 - Verilog
The Design and Implementation of a Pulse Compression Filter on an FPGA.
This approach is based upon a minimum mean-square error (MMSE) formulation in which the pulse compression filter for each individual range cell is adaptively estimated from the received signal in order to mitigate the masking interference resulting from matched filtering in the vicinity of large targets.
Add a description, image, and links to the pulse-compression-filter topic page so that developers can more easily learn about it.
To associate your repository with the pulse-compression-filter topic, visit your repo's landing page and select "manage topics."