Racket-based hardware definition DSL for generating gateware for FPGAs, ASICs and the like
-
Updated
Nov 28, 2023 - Racket
Racket-based hardware definition DSL for generating gateware for FPGAs, ASICs and the like
Canonical miniKanren implementation in Racket
Exercises-for-Learning-Racket
Add a description, image, and links to the racket-languages topic page so that developers can more easily learn about it.
To associate your repository with the racket-languages topic, visit your repo's landing page and select "manage topics."