rtl-generation

Here are 2 public repositories matching this topic...

ollycassidy13 / ReducedLUT

A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs

compression fpga neural-network rtl verilog hardware-acceleration lookup-table ip-generation rtl-generation table-size-reduction hardware-ip

Updated Dec 25, 2024
C++

Simulation platform that enables VHDL-style C++ coding. VCD generation for easy debug. VHDL code generation using C preprocessor. Simple risc-V rv32i SoC example, + Risc-V test suite and gcc bare-metal example. Linux (or WSL) / clang or gcc / risc-v toolchain / quartus required

c-plus-plus arduino simulator fpga vhdl rtl gtkwave risc-v vcd de10-lite vidor rtl-files rtl-generation

Updated May 29, 2021
C

Improve this page

Add a description, image, and links to the rtl-generation topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the rtl-generation topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

rtl-generation

Here are 2 public repositories matching this topic...

ollycassidy13 / ReducedLUT

graffou / agravic

Improve this page

Add this topic to your repo