#

xilinx-vitis

Here are 13 public repositories matching this topic...

triSYCL / sycl

SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM

llvm clang xilinx-fpga sycl cpp20 accelerators xilinx-vitis trisycl oneapi-dpc sycl-compilation dpc-toolchain

Updated Nov 4, 2024
C++

nodamushi / vivado_cmake_module

CMake for Xilinx Vivado/Vitis

cmake xilinx-vivado xilinx-hls xilinx-vitis

Updated Jun 13, 2023
CMake

TurakhiaLab / DP-HLS

HLS-based framework to accelerate the implementation of 2-D DP kernels on FPGA

bioinformatics fpga hls dynamic-programming hardware-acceleration fpga-accelerator high-level-synthesis xilinx-vitis

Updated Nov 4, 2024
C++

aryan-programmer / axi_gen_and_sum_primes_fpga

A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that generates primes and sums them up over an AXI memory interface.

Updated Nov 21, 2023
TeX

Prithvish04 / reconfigurable_project

Canny edge detection in HLS

hls xilinx pynq-hardware-overlay canny-edge-detection xilinx-fpga xilinx-vivado high-level-synthesis pynq-z2 xilinx-vitis pynq-board

Updated Jun 28, 2024
Jupyter Notebook

Xilover / Heterogeneous-Computing

Comprehensive open-source curriculum for mastering heterogeneous computing architectures and optimization.

xilinx heterogeneous-parallel-programming xilinx-fpga xilinx-vivado xilinx-zynq xilinx-hls xilinx-vitis

Updated Sep 19, 2024
C

justin-marian / cla-16bits-adder

Carry-Lookahead 16-bits Adder (CLA16) computes sums by rapidly determining carry bits through parallel processing.

cpp 16bits 4bits carry-look-ahead-adder xilinx-vitis

Updated Mar 14, 2024
C++

aryan-programmer / axi_stream_array_sum_microblaze

A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.

Updated Dec 3, 2023
C

efetunca / Zynq-7000-TFTP-Server

A TFTP server running on Zynq-7000

zynq xilinx tftp tftp-server zynq-7000 xilinx-sdk xilinx-zynq vitis xilinx-vitis

Updated May 15, 2024
C

FrankKesel / xilinx_tools

Xilinx Tools Tutorials

fpga vhdl xilinx xilinx-fpga xilinx-vivado high-level-synthesis vitis xilinx-vitis vitis-hls

Updated Nov 6, 2024
C++

harshonyou / TSP-on-FPGA

FPGA-based hardware-accelerated, parallelized, and highly optimized solution for solving the Travelling Salesperson Problem (TSP) using Xilinx Zynq-7000 on a Digilent Zybo Z7-10 board, featuring FreeRTOS for real-time task management.

fpga udp freertos tsp-problem xilinx-vivado zynq-7000 xilinx-hls xilinx-vitis

Updated Aug 15, 2024
C

ArioKian / Xilinx-Zynq7000-ZynqUltraScalePlus-PS-SdCard-Drivers

Zynq-7000 and Zynq UltraScale+ PS side drivers for SdCard.

zynq xilinx xilinx-fpga zynq-7010 xilinx-vivado zynq-7000 xilinx-sdk xilinx-zynq zynq-example-project zynq-7020 xilinx-vitis zynq-ultrascale

Updated Mar 6, 2024
C

dennisleexyz / vitis-2019.2

🔖 Downgrade to 2019.2

fpga aur archlinux arch arch-linux xilinx vivado aur-packages xilinx-fpga xilinx-vivado fpga-programming vitis vivado-installer xilinx-vitis vivado-vitis

Updated Dec 25, 2023
Shell

Improve this page

Add a description, image, and links to the xilinx-vitis topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the xilinx-vitis topic, visit your repo's landing page and select "manage topics."