yousefelsonbaty / UART-VHDL Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

A UART implementation using VHDL on Intel Quartus and ModelSim.

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
work		work
README.md		README.md
UART.cr.mti		UART.cr.mti
UART.mpf		UART.mpf
transcript		transcript
uart.vhd		uart.vhd
uart.vhd.bak		uart.vhd.bak
uart_tb.vhd		uart_tb.vhd
uart_tb.vhd.bak		uart_tb.vhd.bak
vsim.wlf		vsim.wlf

Repository files navigation

UART-VHDL

A UART implementation using VHDL on Intel Quartus and ModelSim.

Data Packet Design:

UART Communication System Flowchart

About

A UART implementation using VHDL on Intel Quartus and ModelSim.

Report repository

Releases

No releases published

Packages

No packages published

Languages

VHDL 100.0%