Skip to content
/ patina Public

minimal riscv rust runtime for a FPGA core

Notifications You must be signed in to change notification settings

zignig/patina

Repository files navigation

Minimal RISCV runtime

build environment for riscv32i on (https://github.com/cbiffle/hapenny)

An attempt at a minimal rust riscv framework for fpga control plane development

Installation

This project uses pdm so running pdm lock should install all the python packages that are needed.

For the bootloader and the firmware a rust install for riscv32i-unknown-none-elf.

About

minimal riscv rust runtime for a FPGA core

Resources

Stars

Watchers

Forks

Packages

No packages published

Languages